TITLE OF THE INVENTION

DISPLAY APPARATUS AND DRIVING METHOD FOR DISPLAY APPARATUS

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is based upon and claims the benefit of priority from prior Japanese Patent Application No. 2003-047190, filed February 25, 2003, the entire contents of which are incorporated herein by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

5

10

15

20

25

The present invention relates to a display apparatus having a display panel on which a light-emitting element is formed for each pixel and a driving method for the display apparatus.

2. Description of the Related Art

Examples of conventionally known light-emitting element type display apparatuses, in which light-emitting elements are arrayed in a matrix and caused to emit light to execute display, are an organic EL (ElectroLuminescent) device, inorganic EL and LED (Light Emitting Diode). Especially, active matrix driving light-emitting element type display apparatuses have advantages such as high luminance, high contrast, high accuracy, low power consumption, low profile, and wide view angle. Especially, organic EL elements have received a great deal of attention.

In such a display apparatus, a plurality of scanning lines are formed on a transparent substrate.

A plurality of signal lines are also formed on the substrate to run perpendicularly to the scanning lines.

A plurality of transistors are formed in each region surrounded by the scanning lines and signal lines. In addition, one light-emitting element is formed in each region.

5

10

15

20

25

In recent years, the light emission efficiency and color characteristic of an organic EL element have greatly increased to the degree that the light emission luminance is almost proportional to the current density. For this reason, an organic EL display apparatus having a high gray level can be designed on the basis of a predetermined standard. According to this standard, a current value necessary for an organic EL element to emit light is about several ten nA (nanoampere) to several μA (microampere) per gray level. For an organic EL element, the driving frequency must be increased as the number of pixels increases. However, when the gray level current that flows in the organic EL element is such a small current, the time constant increases due to the parasitic capacitance in the display apparatus panel. Since it is time-consuming to supply a current having a value corresponding to a desired luminance to the organic EL element, no high-speed operation can be

performed. Especially, in displaying a moving image, the image quality greatly degrades. Recently, an organic EL display apparatus that controls the gray level by a current mirror has been proposed (e.g., Jpn. Pat. Appln. KOKAI Publication No. 2001-147659).

The organic EL display apparatus described in this reference comprises an equivalent circuit 102 with current mirror shown in FIG. 7 as an equivalent circuit of a pixel. A signal current flowing in a signal line 704 is set in accordance with the size ratio of transistors 705 and 706 that constitute the current mirror, and is therefore set to be larger than a current value necessary for the organic EL element to emit light.

with current mirror, an organic EL element 701, transistors 702 and 707, the transistors 705 and 706 that constitute the current mirror, and a capacitor 709 are arranged for each pixel. The equivalent circuit 102 with current mirror comprises a first scanning driver (not shown) that sequentially selects a first scanning line 703 of each row and a second scanning driver (not shown) that sequentially selects a second scanning line 708 of each row. First, a scanning signal that changes from low level to high level is input to the second scanning line 708 by the second scanning driver to enable a write in the n-channel

transistor 707. Subsequently, a scanning signal that changes from high level to low level is input to the first scanning line 703 by the first scanning driver to enable a write in the p-channel transistor 702. A current flows to the transistor 705 and organic EL element 701 in accordance with the current flowing to the signal line 704.

The equivalent circuit 102 with current mirror described in the above reference has the following problems.

5

10

15

20

25

One transistor 707 is an n-channel transistor, and the other transistor 702 is a p-channel transistor. For this reason, the manufacturing process becomes complex as compared to the manufacture of single-channel transistors. In addition, since no p-channel material that effectively operates with currently used amorphous silicon has been established yet, a polysilicon must be selected.

Furthermore, in the equivalent circuit 102 with current mirror, five transistors are formed for each pixel. For this reason, the power consumption and manufacturing cost may increase, and the yield may decrease.

The equivalent circuit 102 with current mirror requires two scanning drivers. For this reason, the manufacturing cost of the equivalent circuit 102 with current mirror is high, and the scanning driver

mounting area is large.

5

10

15

20

25

BRIEF SUMMARY OF THE INVENTION

It is an object of the present invention to provide a display apparatus that realizes low power consumption and manufacturing cost and high yield, and a driving method for the display apparatus.

In order to solve the above problems, the present invention has the following characteristic features. In the following description of means, components corresponding to the embodiment are exemplified in parentheses. Symbols and the like are reference symbols and numerals in the drawing (to be described later).

A display apparatus according to the present invention comprises:

a plurality of pixel circuits (e.g., pixel circuits $D_{1,1}$ to $D_{m,n}$);

a plurality of light-emitting elements (e.g., organic EL elements $E_{1,1}$ to $E_{m,n}$) each of which is arranged for a corresponding one of the pixel circuits and emits light at a luminance corresponding to a driving current;

luminance gray level designation means (e.g., data driver 3) for supplying, to a signal line through the pixel circuit, a gray level designation current having a current value larger than that of the driving current during a selection period to store a luminance gray level of the light-emitting element in the pixel

circuit; and

5

10

15

20

25

current value switching voltage output means (e.g., power supply scanning driver 6) for outputting a first voltage (e.g., potential $V_{\rm HIGH}$) to the pixel circuit to cause the luminance gray level designation means to supply the gray level designation current to the signal line through the pixel circuit during the selection period and outputting a second voltage (e.g., potential $V_{\rm LOW}$) having a potential different from that of the first voltage to the pixel circuit during a nonselection period to modulate a current output from the pixel circuit on the basis of the luminance gray level stored in the pixel circuit to supply the driving current to the pixel circuit.

A display apparatus driving method according to the present invention is a driving method for a display apparatus which comprises a plurality of pixel circuits (e.g., pixel circuits $D_{1,1}$ to $D_{m,n}$) and causes light-emitting elements (e.g., organic EL elements $E_{1,1}$ to $E_{m,n}$) each of which is arranged for a corresponding one of the pixel circuits to emit light in accordance with a predetermined driving current to execute display, comprising steps of:

outputting a first voltage (e.g., potential $V_{\rm HIGH}$) to the pixel circuit to supply a gray level designation current having a current value larger than that of the driving current to a signal line through the pixel

circuit during a selection period and store, in the pixel circuit, a luminance gray level of the light-emitting element corresponding to the current value of the gray level designation current; and

5

10

15

20

25

outputting a second voltage (e.g., potential $V_{\rm LOW}$) having a potential different from that of the first voltage to the pixel circuit during a nonselection period to modulate the driving current output from the pixel circuit on the basis of the luminance gray level stored in the pixel circuit.

A driving current having a current value (e.g., low level of several ten nA to several μ A) sufficient for a light-emitting element to emit light can be supplied to the light-emitting element without complicating the arrangement of the display apparatus. Hence, a display apparatus that realizes low power consumption and manufacturing cost and high yield, and a driving method for the display apparatus can be provided.

Additional objects and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objects and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out hereinafter.

- 8 -

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate embodiments of the invention, and together with the general description given above and the detailed description of the embodiments given below, serve to explain the principles of the invention.

5

10

15

20

25

- FIG. 1 is a block diagram showing the internal arrangement of an organic EL display apparatus to which the present invention is applied;
- FIG. 2 is a plan view schematically showing one pixel of the organic EL display apparatus shown in FIG. 1;
- FIG. 3 is a circuit diagram showing an equivalent circuit corresponding to pixels of the organic EL display apparatus shown in FIG. 1;
 - FIG. 4 is a graph showing the current vs. voltage characteristic of an n-channel transistor;
 - FIG. 5 is a timing chart of signal levels in the organic EL display apparatus shown in FIG. 1;
 - FIG. 6A is a circuit diagram showing an equivalent circuit corresponding to one pixel of another organic EL display apparatus;
- FIG. 6B is a circuit diagram showing an equivalent circuit having four switching elements in one pixel; and
 - FIG. 7 is a view showing an equivalent circuit

with current mirror corresponding to one pixel of an organic EL display apparatus related to the present invention.

DETAILED DESCRIPTION OF THE INVENTION

An embodiment to which the present invention is applied will be described below with reference to the accompanying drawing.

5

10

15

20

25

FIG. 1 shows the internal arrangement of an organic EL display apparatus 1 to which the present invention is applied. As shown in FIG. 1, the organic EL display apparatus 1 comprises, as basic components, an organic EL display panel 2, a data driver 3 which forcibly supplies a gray level designation current having a current value corresponding to a gray level in accordance with a control signal group D_{Cnt} including a clock signal CK1 and luminance gray level signal SC which are input from an external circuit 11, a selection scanning driver 5 which receives a control signal group G_{Cnt} including a clock signal CK2 from the external circuit 11, and a power supply scanning driver 6.

The organic EL display panel 2 is constituted by forming, on a transparent substrate 8, a display section 4 that actually displays an image. The selection scanning driver 5, data driver 3, and power supply scanning driver 6 are arranged around the display section 4 on the transparent substrate 8.

The organic EL display panel 2 is designed on the basis of a standard corresponding to the characteristic of organic EL elements $E_{1,1}$ to $E_{m,n}$ in the display section 4. For example, assume that in the organic EL elements $E_{1,1}$ to $E_{m,n}$ of the full-color organic EL display panel 2, the light emission area of one pixel is set to 0.001 to 0.01 mm², the average value of maximum luminances of each of R, G, and B is 400 cd/cm^2 , and the current density at this time is 10 to 150 A/cm². In this case, the displacement current per gray level is a small current of several nA to several μ A.

5

10

15

20

25

In the display section 4, $(m \times n)$ pixels $P_{1,1}$ to $P_{m,n}$ are formed in a matrix on the transparent substrate 8. More specifically, \underline{m} pixels $P_{i,j}$ are arrayed in the vertical direction (column direction), and \underline{n} pixels $P_{i,j}$ are arrayed in the horizontal direction (row direction). In this case, \underline{m} and \underline{n} are natural numbers, \underline{i} is a natural number $(1 \le i \le m)$, and \underline{j} is a natural number $(1 \le j \le n)$. A pixel that is ith from the upper end (i.e., ith row) and jth from the left end (i.e., jth column) is expressed as a pixel $P_{i,j}$.

In the display section 4, m selection scanning lines X_1 to X_m , \underline{m} power supply scanning lines Z_1 to Z_m , and \underline{n} signal lines Y_1 to Y_n are formed on the transparent substrate 8 to be insulated from each

other.

5

10

15

20

25

The selection scanning lines X_1 to X_m run in the horizontal direction parallel to each other. The power supply scanning lines Z_1 to Z_m and selection scanning lines X_1 to X_m alternate.

The signal lines Y_1 to Y_n run in the vertical direction parallel to each other and perpendicular to the selection scanning lines X_1 to X_m . The selection scanning lines X_1 to X_m , power supply scanning lines Z_1 to Z_m , and signal lines Y_1 to Y_n are insulated from each other by an interlayer dielectric film (not shown).

The data driver 3, selection scanning driver 5, and power supply scanning driver 6 may be formed either directly on the transparent substrate 8 or on a film substrate (not shown) arranged at the peripheral portion of the transparent substrate 8. In this embodiment, the selection scanning driver 5 and power supply scanning driver 6 are arranged outside two opposing sides of the display section 4 on the transparent substrate 8. The selection scanning lines X_1 to X_m are connected to the output terminals of the selection scanning driver 5. The power supply scanning lines Z_1 to Z_m are connected to the output terminals of the power supply scanning driver 6.

N pixels $P_{i,1}$ to $P_{i,n}$ arrayed in the horizontal direction are connected to the selection scanning line

 X_i (1 \leq i \leq m) and power supply scanning line Z_i . M pixels $P_{1,j}$ to $P_{m,j}$ arrayed in the vertical direction are connected to the signal line Y_j (1 \leq j \leq n). The pixel $P_{i,j}$ is arranged at the intersection between the selection scanning line X_i and the signal line Y_j .

5

10

15

20

25

The pixel $P_{i,j}$ will be described next with reference to FIGS. 2 and 3. FIG. 2 is a plan view schematically showing the pixel $P_{i,j}$. FIG. 3 is a circuit diagram showing an equivalent circuit corresponding to pixels $P_{i,j}$, $P_{i+1,j}$, $P_{i,j+1}$, and $P_{i+1,j+1}$. The gate insulating films of transistors 21, 22, and 23 (to be described later) and the upper electrode (corresponding to a cathode electrode in this embodiment) of each organic EL element are not illustrated.

The pixel $P_{i,j}$ is formed from an organic EL element $E_{i,j}$ which emits light at a luminance corresponding to the level of the driving current and a pixel circuit $D_{i,j}$ arranged around the organic EL element $E_{i,j}$.

The organic EL element $E_{i,j}$ has a multilayered structure in which an anode 51, organic EL layer 52, and cathode (not shown) are sequentially formed on the transparent substrate 8.

The anode 51 is patterned for each of the pixels $P_{1,1}$ to $P_{m,n}$ and formed in each of regions surrounded by the signal lines Y_1 to Y_n and selection scanning

lines X_1 to X_m . At each intersection between the signal lines Y_1 to Y_n and the selection scanning lines X_1 to X_m , a semiconductor layer 28 obtained by patterning the same layers as patterned semiconductor layers 21c, 22c, and 23c of the transistors 21, 22, and 23, and their gate insulating films are stacked. Similarly, at each intersection between the signal lines Y_1 to Y_n and the power supply scanning lines Z_1 to Z_m , a semiconductor layer 29 obtained by patterning the same layers as the patterned semiconductor layers 21c, 22c, and 23c of the transistors 21, 22, and 23, and their gate insulating films are stacked.

5

10

15

The anode 51 is conductive and transparent to visible light. The anode 51 is preferably made of a material having a relatively high work function and efficiently injects holes into the organic EL layer 52. The anode 51 is mainly made of, e.g., indium tin oxide (ITO), indium zinc oxide (IZO), indium oxide (In $_2$ O $_3$), tin oxide (SnO $_2$), or zinc oxide (ZnO).

20 The organic EL layer 52 made of an organic compound is formed on the anode 51. The organic EL layer 52 is also patterned for each of the pixels P_{1,1} to P_{m,n}. The organic EL layer 52 may have, e.g., a three-layered structure including a hole transport layer, a light-emitting layer of narrow sense, and an electron transport layer sequentially from the anode 51. Alternately, the organic EL layer 52 may have a

two-layered structure including a hole transport layer and a light-emitting layer of narrow sense sequentially from the anode 51, or a single-layered structure including only a light-emitting layer of narrow sense. Alternatively, the organic EL layer 52 may have a multilayered structure in which an electron or hole injection layer is inserted between appropriate layers in one of the above layer structures. The organic EL

layer 52 may have any other layer structure.

5

10

15

20

25

The organic EL layer 52 is a light-emitting layer of broad sense, which has a function of injecting holes and electrons, a function of transporting holes and electrons, and a function of generating excitons by recombination of holes and electrons and emitting red, green, or blue light. More specifically, when the pixel P_{i,j} is used for red, the organic EL layer 52 of the pixel P_{i,j} emits red light. When the pixel P_{i,j} is green, the organic EL layer 52 of the pixel P_{i,j} emits green light. When the pixel P_{i,j} is blue, the organic EL layer 52 of the pixel P_{i,j} is blue, the organic EL layer 52 of the pixel P_{i,j} is blue, the organic

The organic EL layer 52 preferably contains an electronically neutral organic compound. Accordingly, holes and electrons are injected and transported by the organic EL layer 52 in good balance. An electron transport substance may appropriately be mixed into the light-emitting layer of narrow sense. A hole transport substance may appropriately be mixed into the

light-emitting layer of narrow sense. Both an electron transport substance and a hole transport substance may appropriately be mixed into the light-emitting layer of narrow sense.

A cathode is formed on the organic EL layer 52. The cathode may be a common electrode serving as a conductive layer connected to all the pixels $P_{1,1}$ to $P_{m,n}$. Alternately, the cathode may be patterned for each of the pixels $P_{1,1}$ to $P_{m,n}$. In either case, the cathode is electrically insulated from the selection scanning lines X_1 to X_m , signal lines Y_1 to Y_n , and power supply scanning lines Z_1 to Z_m .

The cathode is made of a material having a relatively low work function. The cathode is made of, e.g., indium, magnesium, calcium, lithium, or barium, or an alloy or mixture containing at least one of them. The cathode may have a multilayered structure in which layers of various materials described above are stacked or a multilayered structure in which a metal layer is formed in addition to the layers of various materials described above. More specifically, the cathode may have a multilayered structure in which a metal layer such as an aluminum or chromium layer having a high work function and low resistance is formed on the layers of various materials described above. The cathode preferably has a light shielding effect and high reflectivity to visible light and functions as a

mirror surface.

5

10

15

20

25

At least one of the anode 51 and cathode may be transparent. More preferably, one electrode is transparent, and the other electrode has a high reflectivity.

As described above, in the organic EL element $E_{i,j}$ having the multilayered structure, when a forward bias voltage (the anode 51 has a higher potential than the cathode) is applied between the anode 51 and the cathode, holes are injected from the anode 51 to the organic EL layer 52, and electrons are injected from the cathode to the organic EL layer 52.

The holes and electrons are transported in the organic EL layer 52 and recombine in it. Accordingly, excitons are generated to excite the phosphor in the organic EL layer 52 so that light is emitted in the organic EL layer 52.

The light emission luminance of the organic EL element $E_{i,j}$ depends on the level of the driving current flowing to it. As the current level increases, the light emission luminance also increases. That is, when the level of the driving current flowing to the organic EL element $E_{i,j}$ is determined, its luminance is uniquely determined.

The pixel circuit $D_{i,j}$ drives the organic EL element $E_{i,j}$ on the basis of signals output from the data driver 3, selection scanning driver 5, and power

supply scanning driver 6. Each pixel circuit $D_{i,j}$ comprises the transistors 21, 22, and 23 and a capacitor 24.

5

10

15

20

25

Each of the transistors 21, 22, and 23 is an MOSFET having a gate electrode, drain electrode, source electrode, semiconductor layer, impurity semiconductor layer, and gate insulating film and, more particularly, a transistor that uses amorphous silicon for the semiconductor layer (channel region). The transistor may use polysilicon for the semiconductor layer. The transistors 21, 22, and 23 may have an inverted staggered structure or a coplanar structure.

The gate electrode, drain electrode, source electrode, semiconductor layer, impurity semiconductor layer, and gate insulating film of the transistors 21, 22, and 23 have the same compositions. The transistors 21, 22, and 23 are simultaneously formed in the same step but have different shapes, sizes, dimensions, channel widths, and channel lengths.

In this embodiment, the transistors 21, 22, and 23 will be described as n-channel amorphous silicon field effect transistors.

The semiconductor layer 21c is arranged between a source electrode 21s and a drain electrode 21d of the transistor 21 via an impurity semiconductor layer. The semiconductor layer 22c is arranged between a source electrode 22s and a drain electrode 22d of the

transistor 22 via an impurity semiconductor layer. semiconductor layer 23c is arranged between a source electrode 23s and a drain electrode 23d of the transistor 23 via impurity semiconductor layers. electrode of the capacitor 24 is connected to a gate electrode 23g of the transistor 23. The other electrode is connected to the source electrode 23s of the transistor 23. A dielectric body is inserted between one electrode and the other electrode. dielectric body may be the gate insulating film of the transistor 21, 22, or 23. The dielectric body may be the semiconductor layer 23c or impurity semiconductor layer of the transistor 23. Alternatively, the dielectric body may contain at least two of the above members.

5

10

15

20

25

A gate electrode 22g of each transistor 22 is connected to one of the selection scanning lines X_1 to X_m . The drain electrode 22d is connected to one of the power supply scanning lines Z_1 to Z_m and the drain electrode 23d of the transistor 23. The source electrode 22s is connected to the gate electrode 23g of the transistor 23 through a contact hole 25 formed in the gate insulating film and to one electrode of the capacitor 24.

The source electrode 23s of the transistor 23 is connected to the other electrode of the capacitor 24 and the drain electrode 21d of the transistor 21. The

drain electrode 23d of the transistor 23 is connected to one of the power supply scanning lines Z_1 to Z_m through a contact hole 26 formed in the gate insulating film.

5

10

15

20

25

A gate electrode 21g of the transistor 21 is connected to the selection scanning line X_i . The source electrode 21s is connected to the signal line Y_j . The source electrode 23s of the transistor 23, the other electrode of the capacitor 24, and the drain electrode 21d of the transistor 21 are connected to the anode 51 of the organic EL element $E_{i,j}$.

The cathode of the organic EL element $E_{i,j}$ is held at a predetermined reference potential $V_{\rm SS}$. In this embodiment, the cathode of the organic EL element $E_{i,j}$ is grounded so that the reference potential $V_{\rm SS}$ is 0 V (volt).

The current vs. voltage characteristic of an n-channel transistor (e.g., the transistor 23, though it may be the transistor 21 or 22) will be described here with reference to FIG. 4. The ordinate represents the drain-to-source current value, and the abscissa represents the drain-to-source voltage value.

As shown in FIG. 4, in the transistor 23, the correlation between a drain-to-source voltage level $V_{\rm DS}$ and a drain-to-source current level $I_{\rm DS}$ is uniquely determined for each gate-to-source voltage level $V_{\rm GS}$ (e.g., $V_{\rm GS}1$ to $V_{\rm GS}4$).

The gate-to-source voltage levels $V_{\rm GS}1$ to $V_{\rm GS}4$ correspond to four different gray levels corresponding to the organic EL elements $E_{1,1}$ to $E_{\rm m,n}$. The number of gray levels is to limited to four and may be more or less.

5

10

15

20

25

In a saturation region where the drain-to-source voltage level $V_{\rm DS}$ is higher than a drain saturation threshold voltage level $V_{\rm TH}$, the drain-to-source current level $I_{\rm DS}$ indicates a saturation current which is uniquely determined by the gate-to-source voltage level $V_{\rm GS}$.

In a nonsaturation region where the drain-to-source voltage level $V_{\rm DS}$ is lower than the drain saturation threshold voltage level $V_{\rm TH}$, the drain-to-source current level $I_{\rm DS}$ indicates a nonsaturation current which increases/decreases almost in proportion to the drain-to-source voltage level $V_{\rm DS}$ (i.e., almost linearly) under the predetermined gate-to-source voltage level $V_{\rm GS}$.

Hence, to increase/decrease the drain-to-source current level $I_{\rm DS}$ under the predetermined gate-to-source voltage level $V_{\rm GS}$, the drain-to-source voltage level $V_{\rm DS}$ is set to a value sufficiently smaller than the drain saturation threshold voltage level $V_{\rm TH}$. More specifically, the drain-to-source current level $I_{\rm DS}$ that flows in the drain-to-source path of the transistor 23 is increased. In this state,

the gate-to-source voltage level $V_{\rm GS}$ is held at a predetermined level. Then, the drain-to-source voltage level $V_{\rm DS}$ is uniquely decreased by a predetermined level. With this operation, the drain-to-source current level $I_{\rm DS}$ that flows between the source and the drain of the transistor 23 can uniquely be decreased.

5

10

15

20

25

As described above, in the organic EL display apparatus 1, by setting the drain-to-source voltage level V_{DS} of the transistor 23 to a sufficiently smaller value than the drain saturation threshold voltage level V_{TH} , the drain-to-source current level IDS that flows in the drain-to-source path of the transistor 23 can be increased during a selection period TSE (to be described later) and decreased during a nonselection period TNSE (to be described later). Accordingly, even when the parasitic capacitance of the signal lines Y_1 to Y_n is large, the time constant that sets the drain-to-source current level IDS of the transistor 23 in a steady state during the selection period TSE can be made smaller. In addition, the drain-to-source current level IDS of small current level suitable for light emission of the organic EL elements $E_{1,1}$ to $E_{m,n}$ can be obtained during the nonselection period T_{NSE}.

The data driver 3, selection scanning driver 5, and power supply scanning driver 6 will be described next.

The selection scanning driver 5 is a so-called shift register in which m flip-flop circuits are connected in series. The selection scanning driver 5 applies a selection signal to the selection scanning lines X_1 to X_m for a predetermined time at a predetermined period, as shown in FIGS. 1 and 3. More specifically, on the basis of the clock signal CK2 input from the external circuit 11, the selection scanning driver 5 sequentially applies an ON potential $V_{
m ON}$ as a selection signal of high level to the selection scanning lines x_1 to x_m in this order (especially, the selection scanning line X_1 next to the selection scanning line $X_{\mathfrak{m}}$), thereby sequentially selecting the selection scanning lines X_1 to X_m . nonselection mode, the selection scanning driver 5 applies an OFF potential as a nonselection signal of low level (timing chart shown in FIG. 5).

5

10

15

20

25

The power supply scanning driver 6 applies a potential $V_{\rm HIGH}$ of relatively high level and a potential $V_{\rm LOW}$ of relatively low level to the power supply scanning lines Z_1 to Z_m for a predetermined time at a predetermined period, as shown in FIGS. 1 and 3 (timing chart shown in FIG. 5). Both of the potentials $V_{\rm HIGH}$ and $V_{\rm LOW}$ are set to be higher than the reference potential $V_{\rm SS}$.

The potential $V_{\mbox{HIGH}}$ has a relatively high level. The potential difference between the potential $V_{\mbox{HIGH}}$

and the reference potential $V_{\rm SS}$ is sufficiently large. Let $V_{\rm DSH}$ be the drain-to-source voltage level of the transistor 23 when the potential $V_{\rm HIGH}$ is applied to the power supply scanning line $Z_{\rm i}$. The drain-to-source voltage level $V_{\rm DSH}$ is given by

5

10

15

20

25

 $V_{DSH} = V_{HIGH} - V_{E} - V_{SS}$...(1) where $V_{\rm E}$ is the divided voltage applied to the organic EL element $E_{i,j}$. The drain-to-source voltage level V_{DSH} is set to be higher than the threshold voltage V_{TH} at the gate-to-source voltage level V_{GS} 1 of the transistor 23 at least for the minimum light emission luminance except non-emission. The drain-to-source voltage level V_{DSH} is preferably set to be higher than a gate-to-source voltage level V_{GSM} of the transistor 23 at the intermediate gray level and more preferably set to be higher than the threshold voltage V_{TH} at the gate-to-source voltage level $V_{\mathsf{GS}}4$ of the transistor 23 at the highest light emission luminance. For this reason, the drain-to-source current level $I_{
m DS}$ of the transistor 23 indicates a saturation current or a large current close to it.

On the other hand, the potential $V_{\rm LOW}$ has a relatively low level. The potential difference between the potential $V_{\rm HIGH}$ and the reference potential $V_{\rm SS}$ is small. Let $V_{\rm DSL}$ be the drain-to-source voltage level of the transistor 23 when the potential $V_{\rm LOW}$ is applied to the power supply scanning line $Z_{\rm i}$. The

drain-to-source voltage level $V_{\mbox{DSL}}$ is given by

5

10

15

20

25

 $V_{DSL} = V_{LOW} - V_{E} - V_{SS} \qquad ...(2)$

The drain-to-source voltage level $V_{\rm DSL}$ is set to be lower than the threshold voltage $V_{\rm TH}$ at the gate-to-source voltage level $V_{\rm GS}4$ of the transistor 23 at the highest light emission luminance, as shown in FIG. 4. The drain-to-source voltage level $V_{\rm DSL}$ is preferably set to be lower than the gate-to-source voltage level $V_{\rm GSM}$ of the transistor 23 at the intermediate gray level.

For this reason, when the organic EL element $E_{i,j}$ emits light at least at a certain gray level, the current flowing to the signal line Y is sufficiently large during the selection period TSE in which the potential VHIGH is applied while the current flowing to the organic EL element $E_{i,j}$ can be decreased during the nonselection period $T_{\rm NSE}$. More specifically, even when a small current is supplied to the organic EL element $E_{i,j}$ during the nonselection period T_{NSE} in accordance with the characteristic of the organic EL element $E_{i,j}$, the current flowing to the signal line Y during the selection period T_{SE} is larger. For this reason, even when the parasitic capacitance of the signal line Y_{1} is large, no delay occurs. Since the time constant need not be increased, driving at a high frequency is . unnecessary, and the power consumption can be suppressed. In addition, an amorphous silicon

transistor with a relatively low mobility can be used as the transistors 21 to 23.

5

10

15

20

25

As shown in FIGS. 1 and 3, the signal lines Y_1 to Y_n are connected to connection terminals CNT1 to CNTn of the data driver 3, respectively. The data driver 3 receives the control signal group Dcnt including the clock signal CK1 and luminance gray level signal SC from the external circuit 11. The data driver 3 latches the luminance gray level signal SC at the timing of the received clock signal CK1 and supplies a gray level designation current corresponding to the luminance gray level signal SC from the signal lines Y_1 to Y_n to the connection terminals CNT1 to CNTn. More specifically, during each selection period $T_{\mbox{\footnotesize SE}}$ in which the selection scanning lines \mathbf{X}_1 to \mathbf{X}_m are selected, the data driver 3 supplies a gray level designation current from the signal lines Y_1 to Y_n to all the connection terminals CNT1 to CNTn in synchronism.

The gray level designation current has a current value (a current value that is larger than the current value of the driving current and is, e.g., several hundred nA to several mA) corresponding to the current value (a relatively small current value of, e.g., several ten nA to several μ A) of the driving current that flows to the organic EL elements $E_{1,1}$ to $E_{m,n}$ to cause them to emit light at a luminance corresponding to the luminance gray level signal SC from the external

circuit 11. The gray level designation current flows from the signal lines \mathbf{Y}_1 to \mathbf{Y}_n to the connection terminals CNT1 to CNTn.

The operation will be described next. FIG. 5 is a timing chart of the signals in the organic EL display apparatus 1.

5

10

15

20

25

As shown in FIG. 5, one of the ON potential $V_{\rm ON}$ (e.g., sufficiently higher than the reference potential $V_{\rm SS}$) as a selection signal of high level and an OFF potential $V_{\rm OFF}$ (e.g., equal to or lower than the reference potential $V_{\rm SS}$) as a selection signal of low level is individually applied by the selection scanning driver 5 to the selection scanning lines X_1 to X_m so that the selection scanning lines X_1 to X_m are sequentially selected at a predetermined interval/period.

More specifically, during the selection period $T_{\rm SE}$ of the ith row in which the selection scanning line X_i is selected, the ON potential $V_{\rm ON}$ is applied by the selection scanning driver 5 to the selection scanning line X_i , and the potential $V_{\rm HIGH}$ is applied to the power supply scanning line Z_i . Accordingly, the transistors 21 and 22 (the transistors 21 and 22 of the pixel circuits $D_{i,1}$ to $D_{i,n}$) connected to the selection scanning line X_i are turned on. At this time, the voltage $V_{\rm DSH}$ is applied between the source electrode 23s and the drain electrode 23d of the transistor 23

so that a saturation current or a current having a relatively large current value close to the saturation current flows. For this reason, when the transistors 21 and 22 are turned on, the gray level designation current starts flowing to the signal line $Y_{\dot{1}}$ through the transistor 23. When the gray level designation current starts flowing, the capacitor 24 between the gate electrode 23g and the source electrode 23s of the transistor 23 is so charged up as to flow a gray level designation current between the source electrode 23s and the drain electrode 23d of the transistor 23 in a steady state. Since the current that flows between the source electrode 23s and the drain electrode 23d of the transistor 23 is a saturation current or a current having a relatively large current value close to the saturation current, the capacitor 24 can quickly be charged up.

5

10

15

20

25

On the other hand, the nonselection period $T_{\rm NSE}$ is set for rows corresponding to the selection scanning lines X_1 to X_{i-1} and X_{i+1} to X_m except the selection scanning line X_i . Since the OFF potential $V_{\rm OFF}$ is applied to these selection scanning lines by the selection scanning driver 5, the transistors 21 and 22 except those of the pixel circuits $D_{i,1}$ to $D_{i,n}$ are turned off, and no gray level designation current flows. A period represented by $T_{\rm SE}$ + $T_{\rm NSE}$ = $T_{\rm SC}$ is one vertical period. The selection periods $T_{\rm SE}$ of the

selection scanning lines X_1 to X_m do not overlap. "TSE", "TNSE", and "TSC" shown in FIG. 5 are for only the selection scanning line X_1 of the first row.

A time interval is prepared after the selection scanning driver 5 applies the ON potential $V_{\rm ON}$ to the selection scanning line $X_{\rm i}$ until the selection scanning driver 5 applies the ON potential $V_{\rm ON}$ to the next selection scanning line $X_{\rm i+1}$.

5

10

15

20

25

When the pixel circuits $D_{i,1}$ to $D_{i,n}$ shift to the nonselection period $extsf{T}_{ extsf{NSE}}$ of the ith row, the OFF potential VOFF is applied by the selection scanning driver 5 to the selection scanning line $X_{\dot{\mathbf{1}}}$ so that the charge of the capacitor 24 is held. In addition, the power supply scanning line Zi is shifted from the potential V_{HIGH} to the lower potential V_{LOW}. the drain-to-source voltage level of the transistors 23 of the pixel circuits $D_{i,1}$ to $D_{i,n}$ shifts from V_{DSH} to V_{DSI}.. For example, assume that charges corresponding to the gate-to-source voltage level $V_{\rm GS}4$ of the transistor 23 of the pixel circuit $D_{i,j}$ are charged up in the capacitor 24, as shown in FIG. 4. At this time, when the drain-to-source voltage level of each transistor 23 is $V_{\rm DSH}$, i.e., during the selection period TSE, the current level IDS of the current that flows in the drain-to-source path of the transistor 23 is IDS4. However, during the nonselection period TNSE, the drain-to-source voltage level of the transistor 23

is $V_{\rm DSL}$. Hence, the current that the transistor 23 supplies drops to a lower current level $I_{\rm DS}4'$. Hence, the current level $I_{\rm DS}4'$ flows to the organic EL element $E_{i,j}$ to cause it to emit light. $I_{\rm DS}k$ and the current level $I_{\rm DS}k'$ are set to always correspond with each other in a one-to-one correspondence. Hence, when $I_{\rm DS}(k-1) < I_{\rm DS}k$, $I_{\rm DS}(k'-1) < I_{\rm DS}k'$.

5

10

15

20

25

As described above, when the current value between the anode and the cathode of the organic EL element Ei, i, which is necessary for the organic EL element $E_{i,j}$ to emit light at a desired light emission luminance during the nonselection period $T_{\mbox{\scriptsize NSE}},$ is $I_{\mathrm{DS}}k'$, the saturation current $I_{\mathrm{DS}}k$ is supplied between the source and the drain of the transistor 23 during the immediately preceding selection period TSE. this purpose, to set the drain-to-source voltage of the transistor 23 during the selection period $T_{\rm SE}$ to $V_{
m DSH}$ to flow the saturation current IDSk, the potential V_{HIGH} (> V_{SS}) is applied to the power supply scanning line Z_i . In addition, the data driver 3 appropriately supplies a current from the signal line Y such that charges corresponding to the saturation current $I_{\mathrm{DS}}k$ are stored in the capacitor 24 in the gate-to-source path and the source of the transistor 23.

As described above, according to this embodiment, to supply a relatively large current to the pixels $P_{1,1}$ to $P_{m,n}$ of the organic EL display panel 2 such that the

drain-to-source current of each transistor 23 becomes the saturation current during each selection period $T_{\rm SE}$, the potential $V_{\rm HIGH}$ having a relatively high level as before is applied to the power supply scanning lines Z_1 to Z_n . For this reason, the steady state delay of the voltage of the signal line Y_j due to the parasitic capacitance can be suppressed. During the nonselection period $T_{\rm NSE}$, the potential $V_{\rm LOW}$ having a relatively low level is applied to the power supply scanning lines Z_1 to Z_n to set the drain-to-source voltage level $V_{\rm DS}$ of the transistor 23 in a nonsaturation region. For this reason, the drain-to-source current level $I_{\rm DS}$ of the transistor 23 can be made as low as several ten nA to several μA .

Hence, without using any complex organic EL display panel, unlike the prior art, the current of low level of several ten nA to several μ A, which is necessary for the organic EL elements $E_{1,1}$ to $E_{m,n}$ to emit light, can be supplied to them. Any decrease in signal write efficiency due to the parasitic capacitance, which is caused by an insufficient current driving capability of the transistors 21, 22, and 23 made of amorphous silicon, can be suppressed. Accordingly, an organic EL display apparatus 1 that realizes low manufacturing cost and high yield can be realized.

The present invention is not limited to the

above-described embodiment, and various changes and modifications can be made within the spirit and scope of the present invention.

For this reason, in the embodiment, the main part 5 of the organic EL display panel 2 is formed from three transistors serving as switching elements corresponding to one pixel. However, the present invention is not limited to this and can be applied to any organic EL display apparatus by current gray level designation. 10 For example, as shown in FIG. 6A, the drain electrode 22d of the transistor 22 of each of pixel circuits $D_{k,1}$ to $D_{k,n}$ of the kth row (1 \leq k \leq m) of an organic EL display apparatus 100 may be connected to a selection scanning line Xk. The remaining components of the 15 organic EL display apparatus 100 are the same as those of the organic EL display apparatus 1 shown in FIG. 1. As shown in FIG. 6B, an organic EL display apparatus 101 in which the main part of a switching element is formed from four transistors may be applied. 20 organic EL display apparatus 101, while transistors 120 and 121 of a predetermined row are selected in accordance with a selection signal output through the selection scanning line Xk, and the power supply scanning line Z_{k} of the kth row applies the OFF voltage 25 to each transistor 122 during the selection period of the kth row, the ON potential is output from each of the signal lines Y_1 to Y_n to the gate of each

5

10

15

20

25

transistor 123 through the transistor 120, and the drain current I_{DS} flows to the transistor 123 through the transistor 121. At this time, the drain current $I_{
m DS}$ is set to a voltage with which the drain-to-source voltage of the transistor 123 reaches the saturation region. Charges corresponding to the drain current $I_{
m DS}$ are stored in a capacitor 124. Next, during the nonselection period of the kth row, the OFF voltage is applied to the transistors 120 and 121 through the selection scanning line $X_{\mathbf{k}}$, and the power supply scanning line $\mathbf{Z}_{\mathbf{k}}$ applies the ON voltage to the drain of each transistor 122, with which the drain-to-source voltage of each transistor 122 is set in the nonsaturation region. Accordingly, each transistor 123 flows a nonsaturation drain current I'DS in accordance with the gate-to-source potential by the charges held in the capacitor 124. When the current value of the current flowing to the signal lines Y_1 to Y_n is increased during the selection period, any delay due to the parasitic capacitance can be suppressed, and the current value of the current that flows to an organic EL element E2 during the nonselection period can be made small in accordance with the desired luminance.

More specifically, even for the 4-transistor equivalent circuit 101, the potential $V_{\rm LOW}$ of relatively low level is applied to a power supply scanning line Z during the selection period $T_{\rm SE}$ as

before. During the nonselection period $T_{\rm NSE}$, the potential $V_{\rm LOW}$ of relatively low level, with which the drain-to-source voltage level $V_{\rm DS}$ of the transistor 123 becomes the nonsaturation region, is applied to the power supply scanning line Z. With the potential $V_{\rm LOW}$, the drain-to-source current level $I_{\rm DS}$ of the transistor 123 becomes a low level of several ten nA to several $\mu_{\rm A}$ which is necessary for the organic EL element E2 to emit light.

5

20

25

In this case, a current flows to the organic EL element E2 during the selection period $T_{\rm SE}$ so the organic EL element emits light at an intensity higher than that during the nonselection period $T_{\rm NSE}$.

However, since the selection period $T_{\rm SE}$ is much shorter than the nonselection period $T_{\rm NSE}$, the influence of the difference in light emission intensity is small.

The present invention can also be applied to an organic EL display panel using transistors made of polysilicon.

A transistor made of polysilicon has a sufficient current driving capability. Hence, the decrease in signal write efficiency due to the influence of the parasitic capacitance, which may occur in driving a transistor of amorphous silicon, is small. However, since the current driving capability of the transistor made of polysilicon is too large, the dimensions of the transistor becomes small. As a result, the process

accuracy varies. This variation in process accuracy increases the variation in luminance. In this case, when the present invention is applied to the organic EL display panel, the above-described influence can be reduced.

According to the present invention, a light emission signal (current) of level (e.g., low level of several ten nA to several μ A) sufficient for a light-emitting element to emit light can be supplied to the light-emitting element without complicating the arrangement of the display apparatus. Hence, a display apparatus that realizes low power consumption and manufacturing cost and high yield, and a driving method for the display apparatus can be provided.

Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.